Electrical characteristics of high quality La2O3 gate dielectric with equivalent oxide thickness of 5 Å by Wu, Y.H.
IEEE ELECTRON DEVICE LETTERS, VOL. 21, NO. 7, JULY 2000 341
Electrical Characteristics of High Quality La2O3 Gate
Dielectric with Equivalent Oxide Thickness of 5 Å
Y. H. Wu, M. Y. Yang, Albert Chin, Senior Member, IEEE, W. J. Chen, and C. M. Kwei
Abstract—Electrical and reliability properties of ultrathin
La2O3 gate dielectric have been investigated. The measured
capacitance of 33 Å La2O3 gate dielectric is 7 2 F/cm2 that
gives an effective value of 27 and an equivalent oxide thickness
of 4.8 Å. Good dielectric integrity is evidenced from the low
leakage current density of 0.06 A/cm2 at 1 V, high effective
breakdown field of 13.5 MV/cm, low interface-trap density of
3 10
10 eV 1/cm2, and excellent reliability with more than
10 years lifetime even at 2 V bias. In addition to high , these
dielectric properties are very close to conventional thermal SiO2.
Index Terms—High dielectric, leakage current, reliability.
I. INTRODUCTION
ACCORDING to scaling rule, high gate dielectric [1]–[9]with equivalent oxide thickness (EOT) below 10–15 Å
will soon be required for sub- m devices. Unfortunately,
the effective EOT value of some high dielectrics may be lim-
ited by the interface reaction region between dielectric and Si.
Therefore, the search for thermodynamically stable high di-
electric on Si is the essential factor to achieve a small EOT. In
addition to low EOT and leakage current, the high gate dielec-
tric must have good interface property, high thermal stability,
good reliability, and process compatibility to current VLSI tech-
nology. Recently, we have developed the Al O material [9] that
can satisfy almost all the above requirement and has a
higher than Si N . However, further reduction of EOT below 10
Å is difficult because of relatively low . In this letter, we have
studied the dielectric integrity of La O that has a very high ef-
fective and better thermodynamic stability on Si than
Al O . In additional to the small EOT of 4.8 Å, good dielectric
integrity and lifetime longer than ten years at 2 V is achieved.
II. EXPERIMENTAL
Standard p-type Si wafers were used in this study. After de-
vice isolation, native oxide is suppressed by HF-vapor passiva-
tion [9]–[11] and in-situ thermal desorption followed by amor-
phous La layer deposition. Low temperature oxidation at tem-
peratures of 400–500 C for 1 h is performed and annealed at
900 C in nitrogen ambient. The dielectric thickness is care-
fully measured by ellipsometer that is calibrated by cross-sec-
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Fig. 1. J–V characteristics of 33 Å La O and 36 Å Al O /33 Å La O gate
dielectrics on Si. The stacked structure is used to reduce the leakage current for
further C–V measurement.
tional TEM. The direct oxidation of deposited La to form high
La O is a very simple process and similar to conventional
thermal SiO in comparison with CVD [12] or sputtering de-
posited [13] gate dielectric. Al gate is used for MOS devices to
reduce gate depletion or accumulation width. Dielectric leakage
current, , and reliability are characterized by current–voltage
(I–V), capacitance–voltage (C–V), and time-dependent-dielec-
tric-breakdown (TDDB), respectively. Typical device size is 100
m 100 m.
III. RESULTS AND DISCUSSION
Fig. 1 shows the – characteristics of 33 Å La O and 36
Å Al O /33 Å La O MOS devices measured under accumu-
lation. For 33 Å La O , a low leakage current of 0.06 A/cm at
1 V and a high breakdown field of 13.5 MV/cm (by deducting
flatband voltage) are obtained that are suitable for sub- m de-
vices application. However, according to the electric displace-
ment continuity at high dielectric and Si interface
(1)
Significant potential drop in Si is expected that may overesti-
mate the actual breakdown electric field in La O due to the
high . Because the leakage current in La O is still too high
for quasistatic C–V, we have used the stacked 36 Å Al O /33
Å La O /Si structure to lower the leakage current for mea-
surement.
Fig. 2 shows the C–V characteristics of 33 Å La O and
stacked 36 Å Al O /33 Å La O on Si, where effective
and EOT can be calculated by and , re-
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Fig. 2. C–V characteristics of 33 Å La O and 36 Å Al O /33 Å La O gate
dielectrics on Si.
Fig. 3. Interface-trap density of 36 Å Al O /33 Å La O gate dielectric on
Si.
spectively. As shown in Fig. 2, a capacitance of F/cm is
measured that gives 33 Å La O effective and EOT of 27
and 4.8 Å, respectively. To our best knowledge, the 4.8 Å EOT
is the smallest value reported so far. The small frequency dis-
persion of 15 mV is measured that suggests the good dielectric
quality. This very low EOT is believed to be due to the high ther-
modynamic stability as contact with Si. In conventional thermal
SiO2, a 3 Å thickness deduction by quantum correction (QC)
is required from EOT to obtain the actual physical thickness
[14].However, a smaller QC is expected in high dielectric be-
cause of the smaller valence band barrier and hole wave function
penetration:
(2)
An additional 1 Å QC reduction is obtained in high dielec-
tric if the valence band barrier is lowered to 2 eV. Furthermore,
due to the strong electric field and voltage drop [14], [15] in
Si shown in (1), the hole wave function can be further pushed
closer to interface. Because of lacking important dielectric prop-
erty and full quantum-mechanical solution, an effective is
used here although a physical of 39 is obtained by assuming
a 1.5 Å QC.
(a)
(b)
Fig. 4. (a) Extrapolated maximum voltage for ten years lifetime and
cumulative breakdown distribution, and (b) the time evolution of gate current
for 33 Å La O gate dielectrics with different bias voltages.
We have further plotted the as a function of energy from
quasistatic and high frequency C–V curves. As shown in Fig. 3,
a minimum of eV /cm is obtained that is the
same as current advanced oxynitride [16] and close to conven-
tional thermal SiO . This is the lowest reported for high
dielectrics other than oxynitride. Although a flatband voltage
shift is expected due to the increased dielectric charge resulted
from additional 36 Å Al O , an accurate can still be ob-
tained because is calculated from the difference between
quasistatic and high frequencies C–V curves. The low is ex-
tremely important for practical CMOS based integrated circuit
application, because it is directly related to 1/f noise at low fre-
quencies [16].
We have investigated gate dielectric reliability of 33 Å
La O with small 4.8 Å EOT and low leakage current. Fig. 4(a)
shows the extrapolated operation voltage for ten years lifetime
obtained from inserted cumulative TDDB distribution that
is calculated from the time evolution of gate current shown
in Fig. 4(b). Although charges trapping and de-trapping are
observed, no observable soft breakdown is found instead of
hard breakdown that may be due to the low electric field
inside gate dielectric. The breakdown time increases as de-
creasing stress voltage from 3.5 to 3.3 V and an operation
voltage of 2.3 V is obtained for ten years operation with 50%
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mean-time-to-failure. This result suggests La O gate dielectric
is suitable for continuous operation even at VLSI generations
of current m and beyond.
IV. CONCLUSIONS
We have developed a new high La with good dielectric
integrity formed by a very simple process using direct oxidizing
the deposit La on Si.
REFERENCES
[1] H.-H. Tseng et al., “Reduced gate leakage current and boron penetration
of 0.18 m 1.5 V MOSFET’s using integrated RTCVD oxynitride gate
dielectric,” in IEDM Tech. Dig., 1998, pp. 793–796.
[2] S. C. Song et al., “Ultra thin (<20 Å) CVD Si N gate dielectric
for deep-sub-micron CMOS devices,” in IEDM Tech. Dig., 1998, pp.
373–376.
[3] C. Hobbs et al., “Sub-quarter micron CMOS process for TiN-gate
MOSFET’s with TiO gate dielectric formed by titanium oxidation,” in
Proc. Symp. VLSI Tech., 1999, pp. 133–134.
[4] B. H. Lee et al., “Ultrathin Hafnium oxide with low leakage and excel-
lent reliability for alternative gate dielectric application,” in IEDM Tech.
Dig., 1999, pp. 133–136.
[5] X. Guo et al., “High quality ultra-thin (1.5 nm) TiO /Si N gate dielec-
tric for deep sub-micron CMOS technology,” in IEDM Tech. Dig., 1999,
pp. 137–140.
[6] H. F. Luan et al., “High quality Ta O gate dielectrics withT < 10
Å,” in IEDM Tech. Dig., 1999, pp. 141–144.
[7] Y. Ma, Y. Ono, L. Stecker, D. R. Evans, and S. T. Hsu et al., “Zirconium
oxide based gate dielectrics with equivalent oxide thickness of less than
1.0 nm and performance of submicron MOSFET using a nitride gate
replacement process,” in IEDM Tech. Dig., 1999, pp. 149–152.
[8] T. Devoivre, C. Papadas, and M. Setton, “A reliable 0.1 m Ta O tran-
sistor manufactured with an almost standard CMOS process,” in Proc.
Symp. VLSI Tech., 1999, pp. 131–132.
[9] A. Chin et al., “Device and reliability of high-K Al O gate dielectric
with good mobility and low D ,” in Proc. Symp. VLSI Tech., 1999, pp.
135–136.
[10] Y. H. Wu et al., “Improved electrical characteristics of CoSi Using
HF-vapor pretreatment,” IEEE Electron Device Lett., vol. 20, pp.
200–202, 1999.
[11] A. Chin et al., “Thin oxides with in-situ native oxide removal,” IEEE
Electron Device Lett., vol. 18, pp. 417–419, 1997.
[12] W. S. Yang et al., “Novel integration technology with capacitor over
metal (COM) by using self-aligned dual damascene(SADD) process for
0.15 m stand-alone and embedded DRAM’s,” in Proc. Symp. VLSI
Tech., 1999, pp. 13–14.
[13] L. Manchanda et al., “Gate quality doped high K films for CMOS
beyond 100 nm: 3–10 nm Al O with low leakage and low interface
states,” in IEDM Tech. Dig., 1998, pp. 605–608.
[14] F. Rana, S. Tiwari, and D. A. Buchanan, “Self-consistent modeling of
accumulation layers and tunneling currents through very thin oxides,”
Appl. Phys. Lett., vol. 69, no. 8, pp. 1104–1106, 1996.
[15] K. Yang, Y. C. King, and C. Hu, “Quantum effect in oxide thickness de-
termination from capacitance measurement,” in Proc. Symp. VLSI Tech.,
1999, pp. 77–78.
[16] H. Kimijima et al., “Improvement of 1=f noise by using VHP (ver-
tical high pressure) oxynitride gate insulator for deep-sub micron RF
and analog CMOS,” in Proc. Symp. VLSI Tech., 1999, pp. 119–120.
